

Model Name: EP43-UD3L REV 1.0

SHEET

TITLE


SHEET

TITLE

01	COVER SHEET
02	BOM & PCB MODIFY HISTORY
03	BLOCK DIAGRAM
04	TABLE LIST
05	P4 LGA775 A
06	P4 LGA775 B,D
07	P4 LGA775 C
08	P4 L775 E,F,G,H
09	GMCH-Eaglelake HOST
10	GMCH-Eaglelake DDRII
11	GMCH-Eaglelake PCI E, DMI
12	GMCH-Eaglelake INT VGA
13	GMCH-Eaglelake GND
14	GMCH-Eaglelake PWR
15	DDRII CHANNEL A 1,2
16	DDRII CHANNEL B 1,2
17	DDRII TERMINATION
18	PCI EXPRESS*16 SLOT
19	ICH10 DMI, PCI, USB
20	ICH10 GPIO, CTRL
21	ICH10 SATA, FAN PWM
22	ICH10 VCC, GND
23	CLOCK-ICS9LPRS914
24	PCI SLOT 1, 2, PCIEX1 1~4
25	ITE8718/GB,RESET DRIVE
26	COM LPT, -PROHOT,DYNAMIC,RUSB
27	BIOS,CI,HWM,KB/MS

28	AZALIA ALC888
29	AUDIO JACK
30	VCORE PWM ISL6334CRZ
31	DISCRETE1 POWER,FAN CTRL
32	ATX POWER
33	JMicron JMB368
34	LAN REALTEK RTL8111C
35	FRONT PANEL,FUSB,FDD
36	TPM I/F-1.2

PWM各相位的擺法如下:



Gigabyte Technology			
Title	Cover Sheet		
Size	Document Number	EP43-UD3L	Rev 1.0
Date:	Friday, December 05, 2008	Sheet 1 of 36	

Model Name: GA-EP43-UD3L
Rev: .1.0

Component value change history


Data	Change Item	Reason
97/04/01 EBOM:01A	1. P43 CHIPSET E-BOM	
97/04/15 EBOM:02	1. 修改LED的POWER及阻值;DEL R484,DR78. ADD DR79, ,R348	
	2. ADD DR80,R300 10-->49.9,C158,LBC43 0ohm-->100PF for EMI	
	3. del Q3,Q4,BC11,BC9,R42,R15,PCI_BT1,PCI_BT2,R166,R168	
97/04/28 EBOM:10A	1. DDR2 VOLTAGE 1.83 --> 1.9V --> 2.0V --> 2.1V-->2.5V	
97/05/09 PBOM:10B	1. DR59,DR60 14K---->549ohm,del DR69	
	2. ADD U9 (uP6262) ,R436,BC133 FOR CPU 超頻	
97/05/21 PBOM:10C	1. ICH,MCH PCI-E ,JM368的RX,TX串電容BOM 0.1u/Y5V-->0.1u/X7R,RTC RTCVDD -->X7R	
	2.ADD U6 FOR DDR TURN ON 2.1V ISSUE	
97/06/4 PBOM:10D	1.DEL Q107,R620,ADD R621	
	2.Q49(BAT54C) 限用 DII	
97/06/18 PBOM:10E	1.ADD MB_ID R283,DEL R282,Q87,Q91,R452,R498,R499,R500 FOR VTT_GMCH 1.2V	
	2.C197 0.1u/Y5V-->X7R	
	3.R300 49.9-->100 ohm ,C158 Y5V-->X7R for USB	
	4.DC20 0.01u-->1nf FOR CPU PSI ISSUE	
97/08/07 EBOM:20A	1.CPU 改為SMART FAN	
	2.L4,L7 CHOKE Footprint Change "CHOKE1U2-20A-1PQN"	
	3.獨立南橋1.1V 的電壓	
	4. ADD GPIO37 FOR LOAD LINE CALIBRATION	
	5.J368 改為1.8V;R209=100 OHM, ADD R640 FOR MB_ID2	
97/08/08 EBOM:30A	1.J368 改為1.8V;47-->44.2	2.TO252---改為POWER PACK
97/10/01 PBOM:10A	FOR EP45-UD3L-1.0	
	1.R183 18K-->9.09K;R184 9.76K-->4.3K	2.DR56 1.74K-->1.87K;DR81 1K-->590 OHM
	3.DR38 487-->549 ohm 4.R369 2.26K-->1.5K;R378 13.7K-->15.8K	
	4.NB,SB CHANGE HEAT SINK for UD series; PCIE1 SLOT改為白色	
	5.RQ3 由BJT改為 BAT54A FOR -HDLED ISSUE	
97/11/06 PBOM:10A	FOR EP43-UD3L-1.0	
	1.P43 CHIP,HEAT SINK,UPI	

Circuit or PCB layout change for next version

DATE	Change Item	Reason
97/04/01 PCB:0.1	1. P43-DS3L	
97/04/23 PCB:1.0	1. CE3位置請移至EC24左邊	
	2. 增加 uPi6262 VCC Power (R620,R621,Q107)	
	3. 增加R622,R623 FOR DDR18V_OV3	
97/07/23 PCB:2.0	1.由1.0 修改,直接改成2.0	
	2.PCIEX16 和PCIEX1_2對調位置	
	3. DDR2_1~DDR2_4往左移,盡量讓MCH的位置在DDR SLOT中間	
	4.ADD CPU SMART FAN CONTROL	
97/07/23 PCB:3.0	1.由2.0 修改	
	2. cpu Vcore MOS TO252改為POWER PACK	
97/09/16 PCB:1.0	1.由3.0 修改,改文字面 EP45-UD3L ,ULTRA DURABLE	3,NB /SB 框內文字修改
97/11/06 PCB:1.0	1.由EP45-UD3L改文字面成EP43-UD3L	
	2.DEL ICH CORE 1.1線路,NET DDR18V_OV2與LAN_DSM互換FOR DDR超壓ISSUE	
	3.UPDATE LLL ,LGA775 FOOTPRINT	

Gigabyte Technology			
BOM & PCB MODIFY HISTORY			
Title	Document Number	EP43-UD3L	Rev 1.0
Size Custom			
Date:	Friday, December 05, 2008	Sheet 2 of 36	


BLOCK DIAGRAM



ICH8 GPIO LIST TABLE

PIN NAME	PWR WELL	AFTER/ BLTRST	USAGE	NOTE
GP0	MAIN	IN	-ACZ_DET	P/U 8.2K VCC3
GP1/TACH1	MAIN	IN	ICH_FAN_TACH1	P/U 8.2K VCC3
GP2/PIRQE#	MAIN	IN	-PIRQE	P/U 8.2K VCC3
GP3/PIRQF#	MAIN	IN	-PIRQF	P/U 8.2K VCC3
GP4/PIRQG#	MAIN	IN	-PIRQG	P/U 8.2K VCC3
GP5/PIRQH#	MAIN	IN	-PIRQH	P/U 8.2K VCC3
GP6/TACH2	MAIN	IN	ICH_FAN_TACH2	P/U 8.2K VCC3
GP7/TACH3	MAIN	IN	ICH_FAN_TACH3	P/U 8.2K VCC3
GP8	STBY	IN	GPIO8 (DUALBIOS_INPUT)	P/U 8.2K 3VDUAL
GP9	STBY	OUT	WOL_ONLY	P/D 100K GND
GP10	STBY	IN	CLGPIO1	P/U 8.2K 3VDUAL
GP11/SMBALERT#	STBY	OUT	-SMBALRT	P/U 8.2K 3VDUAL
GP12	STBY	IN	MB_ID0	P/U 8.2K 3VDUAL
GP13	STBY	IN	-LPCPME	P/U 8.2K 3VDUAL
GP14	STBY	IN	CLGPIO2	P/U 8.2K 3VDUAL
GP15	STBY	OUT	LAN_DISABLE (STP_PCI-)	N/A
GP16	MAIN	OUT/LOW	RESET	N/A
GP17/TACH0	MAIN	IN	ICH_FAN_TACH0	P/U 8.2K VCC3
GP18	MAIN	OUT	MB_ID1	P/U 8.2K VCC3
GP19	MAIN	IN	SATA1GP	P/U 8.2K VCC3
GP20	MAIN	OUT	-SPI_WF0	P/U 1K 3VCL
GP21	MAIN	IN	SATA0GP	P/U 8.2K VCC3
GP22	MAIN	IN	SCLOCK	P/U 8.2K VCC3
GP23	MAIN	OUT	-LDRQ1	P/U 8.2K VCC3
GP24	STBY	OUT	CLGPIO0	P/U 8.2K 3VDUAL
GP25	STBY	IN	MB_ID2 (STP_CPU-)	P/U 8.2K 3VDUAL
GP26/S4_STATE#	STBY	OUT	S4_STATE#	P/U 8.2K 3VDUAL
GP27	STBY	OUT/LOW	GPIO27 (EL_STATE0)	P/U 8.2K 3VDUAL
GP28	STBY	OUT/LOW	PWR_LED (EL_STATE1)	N/A
GP29/OC5#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP30/OC6#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP31/OC7#	STBY	IN	-USBOC_R	P/U FUSEVCC
GP32	MAIN	OUT	DUAL_BIOS	P/U 100K+1M VCC3
GP33	MAIN	OUT	DUAL_BIOS	P/U 8.2K VCC3
GP34	MAIN	OUT/LOW	GPIO34/SMB_RST	N/A
GP35	MAIN	OUT	SATACLKREQ#	N/A
GP36	MAIN	IN	SATA2GP	P/U 8.2K VCC3
GP37	MAIN	IN	SATA3GP	P/U 8.2K VCC3
GP38	MAIN	IN	SLOAD	P/U 8.2K VCC3
GP39	MAIN	IN	GPIO39	P/D 8.2K GND
GP48	MAIN	IN	GPIO48	P/U 8.2K VCC3
GP49	MAIN	IN	CPUPWROK	P/U 100 VTT_OL

VCORE: 6 PHASE PWM--ISL6327CRZ




Gigabyte Technology			
Title		TABLE LIST	
Size B	Document Number	Rev	
	EP43-UD3L	1.0	
Date:	Friday, December 05, 2008	Sheet	4 of 36


HA/REQ:50歐姆+-15% [4/11]
ADSTB:50歐姆+-15% [4/14]

LGA775A


LGA775
(1/8)







SP-CAP X 3PCS



0.667 X VTT FOR LGA775 PIN H2/F2





0.635 X VTT FOR LGA775 PIN H1/G10




CPU GTLREF RATIO		
GTLREF_UV0	GTLREF_UV1	Ratio Set
HIGH	HIGH	0.67
LOW	HIGH	0.65
HIGH	LOW	0.63
LOW	LOW	0.615

Gigabyte Technology		
Title		
P4_LGA775-A		
Size		
Custom		
Document Number		
EP43-UD3L		
Date:		
Friday, December 05, 2008		
Sheet		
5 of 36		
Rev		
1.0		







CPU-SK/775/S/15



CPU-SK/775/S/15




CPU-SK/775/S/15



CPU-SK/775/S/15



Gigabyte Technology

Title			P4_LGA775-E,F,G,H
Size	Document Number	EP43-UD3L	
B		Rev	1.0
Date: Friday, December 05, 2008		Sheet	8 of 36



Gigabyte Technology

Title		GMCH-HOST	
Size	Document Number	EP43-UD3L	Rev 1.0
Date:	Friday, December 05, 2008	Sheet 9 of 36	



NB_HS(12SP2-040007-41R_12SP2-040007-42R)
FOR UD series 專用heat sink

Gigabyte Technology	
File	
GMCH-DDRII	
Size	Document Number
Custom	EP43-UD3L
Date	Friday, December 05, 2008
Sheet	10 of 36

PCIEX16:16/5/5/5/16(breakout min 8/4/5/4/8) MCHB

Impedance=85 +- 17.5%

EXP_RXP0 F6
EXP_RXN0 G7
EXP_RXP1 H6
EXP_RXN1 G4
EXP_RXP2 J6
EXP_RXN2 J7
EXP_RXP3 L6
EXP_RXN3 L7
EXP_RXP4 N9
EXP_RXN4 N10
EXP_RXP5 N7
EXP_RXN5 N6
EXP_RXP6 R7
EXP_RXN6 R6
EXP_RXP7 R9
EXP_RXN7 R10
EXP_RXP8 U10
EXP_RXN8 U9
EXP_RXP9 U6
EXP_RXN9 U7
EXP_RXP10 AA9
EXP_RXN10 AA10
EXP_RXP11 R4
EXP_RXN11 P4
EXP_RXP12 AA7
EXP_RXN12 AA6
EXP_RXP13 AB10
EXP_RXN13 AB9
EXP_RXP14 AB3
EXP_RXN14 AA2
EXP_RXP15 AD10
EXP_RXN15 AD11


PCIE

PEG_RXP_0
PEG_RXN_0
PEG_RXP_1
PEG_RXN_1
PEG_RXP_2
PEG_RXN_2
PEG_RXP_3
PEG_RXN_3
PEG_RXP_4
PEG_RXN_4
PEG_RXP_5
PEG_RXN_5
PEG_RXP_6
PEG_RXN_6
PEG_RXP_7
PEG_RXN_7
PEG_RXP_8
PEG_RXN_8
PEG_RXP_9
PEG_RXN_9
PEG_RXP_10
PEG_RXN_10
PEG_RXP_11
PEG_RXN_11
PEG_RXP_12
PEG_RXN_12
PEG_RXP_13
PEG_RXN_13
PEG_RXP_14
PEG_RXN_14
PEG_RXP_15
PEG_RXN_15

PEG_TXP_0
PEG_TXN_0
PEG_TXP_1
PEG_TXN_1
PEG_TXP_2
PEG_TXN_2
PEG_TXP_3
PEG_TXN_3
PEG_TXP_4
PEG_TXN_4
PEG_TXP_5
PEG_TXN_5
PEG_TXP_6
PEG_TXN_6
PEG_TXP_7
PEG_TXN_7
PEG_TXP_8
PEG_TXN_8
PEG_TXP_9
PEG_TXN_9
PEG_TXP_10
PEG_TXN_10
PEG_TXP_11
PEG_TXN_11
PEG_TXP_12
PEG_TXN_12
PEG_TXP_13
PEG_TXN_13
PEG_TXP_14
PEG_TXN_14
PEG_TXP_15
PEG_TXN_15

C11 EXP_TXP0
B11 EXP_TXN0
A10 EXP_TXP1
B9 EXP_TXN1
C9 EXP_TXP2
D8 EXP_TXN2
B8 EXP_TXP3
C7 EXP_TXN3
B7 EXP_TXP4
B6 EXP_TXN4
B3 EXP_TXP5
B4 EXP_TXN5
D2 EXP_TXP6
C2 EXP_TXN6
H2 EXP_TXP7
G2 EXP_TXN7
J2 EXP_TXP8
K2 EXP_TXN8
K1 EXP_TXP9
L2 EXP_TXN9
P2 EXP_TXP10
M2 EXP_TXN10
T2 EXP_TXP11
R1 EXP_TXN11
U2 EXP_TXP12
V2 EXP_TXN12
W4 EXP_TXP13
V3 EXP_TXN13
AA4 EXP_TXP14
Y4 EXP_TXN14
AC1 EXP_TXP15
AB2 EXP_TXN15

EXP_TXP0..15 >>> EXP_TXP[0..15] 18
EXP_TXN0..15 >>> EXP_TXN[0..15] 18
EXP_RXP0..15 >>> EXP_RXP[0..15] 18
EXP_RXN0..15 >>> EXP_RXN[0..15] 18



DMI:12/4/8/4/12
Impedance=95 +- 17.5%

19 DMI_0RXP > DMI_0RXP AD7
19 DMI_0RXN > DMI_0RXN AD8
19 DMI_1RXP > DMI_1RXP AE9
19 DMI_1RXN > DMI_1RXN AE10
19 DMI_2RXP > DMI_2RXP AE6
19 DMI_2RXN > DMI_2RXN AE7
19 DMI_3RXP > DMI_3RXP AF9
19 DMI_3RXN > DMI_3RXN AF8

DMI

DMI_RXP_0
DMI_RXN_0
DMI_RXP_1
DMI_RXN_1
DMI_RXP_2
DMI_RXN_2
DMI_RXP_3
DMI_RXN_3

DMI_TXP_0
DMI_TXN_0
DMI_TXP_1
DMI_TXN_1
DMI_TXP_2
DMI_TXN_2
DMI_TXP_3
DMI_TXN_3

AC2 DMI_0TXP > DMI_0TXP 19
AD2 DMI_0TXN > DMI_0TXN 19
AD4 DMI_1TXP > DMI_1TXP 19
AE4 DMI_1TXN > DMI_1TXN 19
AE2 DMI_2TXP > DMI_2TXP 19
AE2 DMI_2TXN > DMI_2TXN 19
AF4 DMI_3TXP > DMI_3TXP 19
AG4 DMI_3TXN > DMI_3TXN 19


23 SRCCLK_MCH > SRCCLK_MCH D9
23 -SRCCLK_MCH > -SRCCLK_MCH E9
18 SDVO_CLDATA > SDVO_CLDATA J13
18 SDVO_CLCLK > SDVO_CLCLK G13

TP14 AB13
TP15 AD13

EXP_CLKP
EXP_CLKN
EXP_RCOMP0
EXP_COMPI
EXP_ICOMPO

Y7 GRCOMP
Y8
Y6

RSVD
RSVD
EXP_RBIAS




2 OF 9
AC82P43-SLB89/BGA1254/[10HB1-030P43-10R]


Gigabyte Technology


Title			GMCH-PCI E & DMI	
Size	Document Number	EP43-UD3L		Rev
Custom				1.0
Date:	Friday, December 05, 2008	Sheet	11	of 36

EXP_SM
0:SDVO OR PCIE
1:BOTH SDVO AND PCIE
EXP_SLR:
0:BTX PCIE are reversed
1:ATX PCIE normal
ITPM:
0:ENABLE ITPM
1:DISABLE ITPM
CEN:
0:DISABLE TLS
1:ENABLE TLS




Gigabyte Technology		
Title		
GMCH-INTERNAL VGA		
Size	Document Number	Rev
Custom	EP43-UD3L	1.0
Date:	Friday, December 05, 2008	Sheet 12 of 36






DDR TERMINATION CHANNEL A

DDRVTT Decouple




DDR18V Decouple

DDRVTT Decouple




SBAA[0..2] < SBAA[0..2] 10,15
-CSA[0..3] < -CSA[0..3] 10,15
CKEA[0..3] < CKEA[0..3] 10,15
MAAA[0..14] < MAAA[0..14] 10,15
MODT_A[0..3] < MODT_A[0..3] 10,15




DDR TERMINATION CHANNEL B

DDR18V Decouple

DDRVTT Decouple




MODT_B[0..3] < MODT_B[0..3] 10,16
SBAB[0..2] < SBAB[0..2] 10,16
-CSB[0..3] < -CSB[0..3] 10,16
CKEB[0..3] < CKEB[0..3] 10,16
MAAB[0..14] < MAAB[0..14] 10,16




Gigabyte Technology

Title			Document Number
Size			EP43-UD3L
Custom			Rev 1.0
Date:	Friday, December 05, 2008	Sheet	17 of 36







CLK GEN CK505

50歐姆 : [18/4/10/4/18]



50歐姆 : [18/4/10/4/18]

50歐姆 : [18/4/10/4/18]

50歐姆 : [4/10]

50歐姆 : [4/10]

50歐姆 : [4/10]




- ICHCLK14 C35 10p/4/NPO/50V/J/X
- PCLK0 C45 10p/4/NPO/50V/J/X
- PCLK1 C47 10p/4/NPO/50V/J/X
- ICH33 C50 10p/4/NPO/50V/J/X
- LPC33 C49 10p/4/NPO/50V/J/X
- USBCLK48 C53 10p/4/NPO/50V/J/X
- LPCLK48 C56 10p/4/NPO/50V/J/X
- CPUCLK C40 10p/4/NPO/50V/J/X
- CPUC0 C41 10p/4/NPO/50V/J/X
- MCHCLK C42 10p/4/NPO/50V/J/X
- MCHCLK C43 10p/4/NPO/50V/J/X


GSEL=1, 96Mhz from 14/15, SATACLK from 17/18
GSEL=0, SATACLK from 14/15, PCIECLK from 17/18


Gigabyte Technology

Title		
CK505 CLK GEN		
Size	Document Number	Rev
Custom	EP43-UD3L	1.0
Date:	Friday, December 05, 2008	Sheet 23 of 36




IT8712F LPC I/O






TEMP H/W MONITOR




CASE OPEN





Case Open Circuits

VOLTAGE-- H/W MONITOR




KB/MS



BOOT DEVICE	GNT0	CS1
SPI	0	1
PCI	1	0
FWH	1	1

PCL_BT1
JP/1*2/BU/OH/O: [1-2]CLOSE/X



Gigabyte Technology

Title: BIOS/HW-MONITOR/CI/KB/MS


Size: Document Number

Custom: EP43-UD3L




Date: Friday, December 05, 2008

Sheet: 27 of 36



Rev: 1.0



ATX POWER CONNECTOR




螺絲孔位置圖 (注意Footprint不同)



Gigabyte Technology			
Title			
ATX POWER CONNECTOR			
Size	Document Number	Rev	
B	EP43-UD3L	1.0	
Date:	Friday, December 05, 2008	Sheet	32 of 36


3.3V to 1.8V Voltage Regulator

L1117XG/SOT223/1A




68/4/1 FOR JMB368
VCC1.8V=2.1V


44.2/4/1 FOR
JMB368
VCC1.8V=1.8V




close to IC



Close to pin22 and pin39




VCC_1.8V APVDD_1.8V





CLOSE TO pin22

VCC_1.8V APVDD_1.8V




close to pin17




JM368/LQFF40



OLNY FOR JMB368



IDE Connector



BH2*20K20/GEL/SHN2.54/VA/D/G/[11NH3-010220-D1R_11NH3-010220-D3R]

PH DD7 DD7A
PH DD8 DD8A
PH DD6 DD6A
PH DD9 DD9A

PH DD5 DD5A
PH DD4 DD4A
PH DD10 DD10A
PH DD11 DD11A

PH DD3 DD3A
PH DD12 DD12A
PH DD2 DD2A
PH DD13 DD13A

PH DD1 DD1A
PH DD0 DD0A
PH DD14 DD14A
PH DD15 DD15A

PH DIOW_N DIOWnA

PH DIOR_N DIORnA

PH DMACK_N DMACKnA

PH DA1 DA1A

PH DA0 DA0A

PH CS0_N CS0nA

PH DA2 DA2A

PH CS1_N CS1nA

PH IORDY IORDYA

PH DMARQ DMARQA


PH INTRQ INTRQA

PH CBLID_N PDIAGnA




Gigabyte Technology

JMR363

Size	Document Number	Rev
Custom	EP43-UD3L	1.0
Date:	Friday, December 05, 2008	Sheet 33 of 36



PCIE-1G LAN




Power domain chart

	RTL8111B / RTL8101E	RTL8111C
AVDD33	3.3V	3.3V
AVDD18	1.8V	1.2V
EVDD18	1.8V	1.2V
DVDD15	1.5V	1.2V


USB_LAN CONNECTOR

LAN 100歐姆 : [30/4/8/4/30] FOR B 製程



USB POWER

REAR USB OC




Gigabyte Technology

RTL8111C

EP43-UD3L

1.0



GIGABYTE THCHNOLOGIES			
Title			
TPM I/F-SLB 9635 TT 1.2			
Size	Document Number		Rev
Custom	EP43-UD3L		1.0
Date:	Friday, December 05, 2008	Sheet	36 of 36